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of the system and to perform the necessary traceability and change impact assessments. This, in turn, leads to poor synchronization between system level requirements and design and lower-level hardware and software design. It also makes it difficult to maintain or reuse the system requirements and design information for an evolving or variant system design. Also, progress of the systems engineering effort is based on the documentation status that may not adequately reflect the system requirements and design quality.
These limitations can result in inefficiencies and potential quality issues that often show up during integration and testing, or worse, after the system is delivered to the customer. Another approach used in modeling is called model based approach which is discussed in the next section.
Model based system engineering
Model based approach has been standard practice in electrical and mechanical design and other disciplines for many years. Mechanical engineering transitioned from the drawing board to increasingly more sophisticated two-dimensional (2D) and then threedimensional (3D) computer-aided design tools beginning in the 1980s. Electrical engineering transitioned from manual circuit design to automated schematic capture and circuit analysis in a similar time frame. Computer-aided software engineering became popular in the 1980s for using graphical models to represent software at abstraction levels above the programming language. The use of modeling for software development is becoming more widely adopted, particularly since the advent of the Unified Modeling Language in the 1990s.
Model-based systems engineering (MBSE) is the formalized application of modeling to support system requirements, design, analysis, verification, and validation activities beginning in the conceptual design phase and continuing throughout development and later life cycle phases. MBSE is intended to facilitate systems engineering activities that have traditionally been performed using the document-based approach and result in enhanced communications, specification and design precision, system design integration, and reuse of system artifacts. The output of the systems engineering activities is a coherent model of the system (i.e., system model), where the emphasis is placed on evolving and refining the model using model based methods and tools.
MBSE provides an opportunity to address many of the limitations of the document-based approach by providing a more rigorous means for capturing and integrating system requirements, design, analysis, and verification information, and facilitating the maintenance, assessment, and communication of this information across the system's life cycle. Some of the MBSE potential benefits include the following:
1. Enhanced communications.
1.1. Shared understanding of the system across the development team and other stakeholders. MBSE [6] can provide additional rigor in the specification and design process when implemented using appropriate methods and tools [7] . The OMG announced SysML as a system engineering modeling language which is discussed in the next section.
SysML
The OMG Systems Modeling Language (OMG SysML) is a general purpose graphical modeling language [26] , [20] . SysML [23] , [29] can be used for specifying, analyzing, designing and verifying systems that may include hardware, software, information, personnel, procedures and facilities. This modeling language can integrate with any other engineering analysis model through a graphical and semantic foundation for modeling system requirement, behavior, structure and parametric. SysML has the following advantages over UML:
1. SysML's semantics are more flexible and expressive. SysML reduces UML's software-centric restrictions and adds two new diagram types, requirement and parametric diagrams. 2. SysML is a smaller language that is easier to learn and apply. Since SysML removes many of UML's software-centric constructs, the overall language is smaller as measured both in diagram types and total constructs
Model based approach is used in case of wireless sensor network by the center of embedded systems [24] .SysML considered to be a lead modeling language. Sanda Mandutianu also used MBSE and SysML in modeling space mission systems and applying to a JPL space mission in early stages of formulation [19] .
Authors of this work presented a detailed model based system engineering approach for lightweight embedded TCP/IP. The model is based on SysML. Section 2 discusses the previous related work. Section 3 discusses the proposed model and it details. Section 4 discusses the Future work. Section 5 discusses the conclusion
2-Related work:
Atmel provided an AVR internet toolkit [4] , which can be used for 8 bit embedded internet applications. This toolkit is suitable for the manufacture products only. Aittamaa et al proposed a modular TCP/IP stack for embedded systems with a tiny timber interface [3] . Simon work added Point to Point Protocol (PPP) for embedded TCP/IP stack. Also Jakobsson et al developed a TCP/IP stack for a real time embedded systems [13] . Ognyan Dimitrov et al developed their own lightweight TCP/IP for embedded systems using PIC18F67J60 [22] .
One proposed approach to solve the problem of communication protocol developing is using a formal description language technique to create the protocol specification. SDL [8] , Estell [12] and Lotos [11] are examples of formal description languages used for this problem. Since SDL is the most widely adopted language, there is no reusability [14] in the design phase and very limited in the implementation phase.
Adams Dunkels presented two proposal based on the first approach for this problem which called UIP [1] and IwIP [18] . His proposals are based on redesigning TCP/IP as lightweight separate software that is targeting tiny 8 bit microcontrollers. There are three weak points in Dunkels's proposals. First, there is no software model. Since communication protocols are complex software, modeling is necessary process. Software modeling and analysis can improve system maintenance, flexibility, extensibility and ease of system understanding. Second, both UIP and IwIP are targeting tiny embedded systems that make it difficult to difficult to use the solution for anther microcontroller architecture. Lastly, there is no modularity in which makes it hard to customize the functionality of system. It could be clearer if the authors of the system presented the architecture.
The work presented in this paper is a SysML model of a lightweight TCP/IP for embedded systems. The proposed top level model is discussed in section 3. The components details and its model are discussed in section 4.
3.) Proposed Top level model
This section presents an overview of proposed system. This section contains requirement, use case and package diagram of the system.
3.1) Requirement Diagram:
Requirement diagrams are a new feature added to SysML and not existing in UML2.0 [28] , requirement diagrams can describes the requirement of the systems from many different viewpoints. The top level requirement diagram shows the system requirement, user requirement and developer requirement, each category has its specific requirement to gain the best usage from the system as shown in Figure 1 .The requirement properties shown include some standard SysML requirement prosperities such as "Id","Text", "RiskType" and "Verification". The enumeration list of each requirement property is shown in Table 1 . Indicates that verification will be performed by verification of requirement and sub requirements under Indicates that verification will be performed in real environment and with the use of laboratory equipment. Inspection
Requirement property Enumeration list Description
Indicates that verification will be performed by examination of the component, comparing the appropriate characteristics with a pre-determined standard.
CPU
The central processing power properties OS The type of the used operating system Table 1 list of requirement prosperities and its enumeration list
3.2) System behavior:
This section presents the overall system behavior though use case diagram. Use case is a behavior diagram which is common between UML2.0 and SysML. The top level use case of the proposed system is shown in Figure2. 
3.3) System Structure:
This section presents the overall system structure through package diagram. Figure 3 shows the package diagram of the system structure. The package diagram includes the 
is out of this paper scope and is not discussed.
4.) Components details:
In this section the system components will be discussed in some manner of details. Each component will be introduced through structure and behavior models.
4.1) Hardware
The hardware layer includes the basic hardware components. The internal block diagram is shown in Figure 4 . The used approach presents a simple I/O mapping using a simple microcontroller and Ethernet controller. For very fast throughput, as may be required for voice or video streaming, a small microprocessor will not be fast enough. This is because microprocessors require many instructions to transfer data from one location to another. Using a FPGA with an internal CPU core (an embedded processor) could perfrom high thoughput and fast accessing. Arriving frames are pre-processed by the FPGA hardwired logic (first processor), and stored in dual port RAM for further processing by the program based embedded core. Pipelined functions such as checksums, header address comparisons etc are handled by the first processor in real time. Operations such as management of state tables, connection establishment and other higher-layer software intensive functions are handled by the second processor. Designs like these can be fast enough for real-time 100 Mbps and even 1000 Mbps systems.
Figure3 Top level package diagram of the proposed system.
4.2) Device driver
This section describes techniques used for modeling the device driver behavior, use case is shown in Figure 5 . The supported methods in this use case are discuused as follows:
Direct hardware accessing
This category contains direct hardware accessing methods like chip hard reset, read from register and write to register.
Initializing and status
This category contains initializing method and return status.
Data Transmission
This category contains three basic methods which are initializing registers and memory, read from DMA and perform physical transfer.
Data receiving
This category also contains three basic methods which are polling the device, initializing the registers and perform data transfer and memory de-allocation.
Another aspect of device driver behavior is activity diagram. Figure 6 shows activity diagram of sending frame, Figure 7 shows activity diagram of receiving frame. 
4.3) TCP/IP core layer

4.3.1) Lightweight TCP/IP (kernel)
This layer is considered as the most important component, which is discussed in some manner of details. The kernel component contains the data structures and functions used by TCP and IP protocols. Figure7 shows the IP use case. The IP methods which are use by the kernel are: "IPH_Init", "IPH_Handler", "IPH_FillPacket", "IPH_FillHdr" and "IPH_ChkSum". The description of these methods is shown in Table1 Appendix A. The relation between the kernel and IP can be illustrated from two scenarios which are sending and receiving data.
First scenario, discuss how should the kernel send data from application program or user process. Figure 8 shows the detailed sequence diagram of sending data using IP. Second scenario, discuss how the kernel should handle the received IP packet and perform required processing. Figure 9 shows the activity diagram of receiving data. In this scenario, the kennel extracts some information from the received packet such source and destination IP address, protocol type and so on. The kernel then calls the corresponding module to handle the data Figure 10 . This use case illustrates the interaction between the kernel and TCP. Table 2 Appendix A shows the description of this use case. The relation between the kernel and TCP is illustrated into send/receive scenarios. First scenario, discuss how should the kernel send TCP segment typically from TCP_User to remote TCP_User. Figure 11 illustrates the used sequence diagram to send TCP segment.
The second scenario, discuss how the kernel should handle a received TCP segment. Figure  12 illustrates the used approach.
4.3.2) Multi-threading
Multi-threading [15] This work contains a lightweight multi-threading technique which is based on Protothread [2] . The proposed multithreading technique is based on duff device principal. Duff device state that a case statement is still legal within a sub-block of its matching switch statement. This technique is stack less thread which provides linear code execution for event driven systems. One advantage of these threads is there is no need to implement thread per stack as ordinary thread. In memory constrained systems, the overhead of allocating multiple stacks can consume large amounts of the available memory. Figure 13 Multi-threading use case Figure 12 Multi-threading state machine diagram
The Protothread mechanism does not specify any specify method to invoke or schedule a Protothread this is defined by the system using Protothread. If a Protothread is run on top of an underlying event-driven system, the Protothread is scheduled whenever the event handler containing the Protothread is invoked by the event scheduler. The supported functions are shown in Figure 13 which illustrates the use case diagram of the proposed multi-threading technique. The internal block diagram of the multi-threading is shown in Figure 14 .
4.3.3) Timer manager
One critical point in any communication protocol process is time management. Protocol process depends on time for many cases such as connection time out, resend data and wait for acknowledgement. Connection oriented protocol usually use time manager in order to control connection time, determine waiting time. Therefore time management component in TCP/IP is important. Calculating the intervals is determined by the hardware clock. Time manager should provide basic operations such as set time interval, restart the timer and reset the timer with the last configured interval value. These operating are shown in Figure 14 which represents the use case of Time manager module.
4.3.4) Memory manager
Memory is the most critical hardware component in any computer system. The kernel could access the memory in order to perform any of the following functions:
• Initialize memory block.
• Allocate block • De-allocate block Figure 15 show the use case of memory manager functions and how to deal with memory block, "Init_Block" which represents the declaration of memory block to be handled, "Block_alloc" which represents the allocation of memory that already declared and "Block_free" which represents the memory de-allocation of declared block. The proposed behavior for the memory manager is to use single buffer for holding packets , when a packet is arrived the device driver place it in the global buffer and call the kernel modules. If the packet contains data, the kernel notifies the corresponding application. When the application receives a notify message it have to take one action from the following:
• Perform online processing on global buffer • Copy the packet contents to secondary buffer and perform the processing on it. Figure 16 shows the proposed activity diagram which illustrates the workflow in memory manager. One other view is also important in memory management is the functionality of the proposed architecture which demonstrate what will the module do with memory blocks.
4.4) Socket Layer
The next layer in the proposed architecture is called socket layer. This layer represents socket and the functions used to handles socket. Socket is defined as end point of a bidirectional communication link between hosts or between processes on the same host. Socket component is based heavily on the thread mechanism that make socket inherits the complexity of thread, the socket being by invoking "Begin_thread" and terminated by "End_thread". Figure 16 shows the internal block diagram of socket manager. Figure 17 shows the corresponding use case which illustrate the main functionality of socket management component. 
FUTURE WORK
We plan to develop this model for a real 8 bit microprocessor and complete the implementation phase. We also plan to compare our implementation result against any similar work from complexity point of view and run time performance.
CONCLUSION
We presented in this research paper anther view of lightweight TCP/IP to fit embedded systems. Although TCP/IP protocol stack is described in several RFC documents, the text based approach has many limitations. The model based approach is used here using SysML as modeling language to model a lightweight TCP/IP architecture for embedded systems environment. The model presents a requirement, analysis and design phases of lightweight TCP/IP. Also the main components and protocols are modeled using SysML. 
